Semiconductor package structure and manufacturing method thereof
AssigneePowertech Technology Inc.
InventorsJeffrey Wang, Jen-I Huang, Kun-Yung Huang
Life of this patent
Estimating the term…
Loading patent…
AssigneePowertech Technology Inc.
InventorsJeffrey Wang, Jen-I Huang, Kun-Yung Huang
Estimating the term…
A semiconductor package structure includes a first redistribution layer, a plurality of conductive connectors, a chip, and an encapsulant. The first redistribution layer has a first surface and a second surface opposite to the first surface. The first redistribution layer includes at least one conductive pattern and at least one dielectric layer stacked on each other. The conductive pattern includes a plurality of landing pads, and each of the landing pads is separated from the dielectric layer. The conductive connectors are located on the first surface. Each of the conductive connectors is corresponding to and electrically connected to one of the landing pads. The chip is located on the first surface. The chip is electrically connected to the first redistribution layer. The encapsulant encapsulates the chip and the conductive connectors. A manufacturing method of a semiconductor package structure is also provided.
A semiconductor package structure, comprising:
A manufacturing method for semiconductor package structure, comprising:
Dependencies are inferred from the claim text.