Back to results
US 2021/0342234 A1Published application
Error recovery method and apparatus
AssigneeHuawei Technologies Co., Ltd.
InventorsDongjiu GENG, Shuo LI, Yongxiang LIANG, Qiangmin LIN
Life of this patent
Estimating the term…
Abstract
An error recovery method and apparatus, and a system are disclosed. At least two CPUs in a lockstep mode can exit the lockstep mode when an error occurs in at least one CPU, and the CPU in which the error occurs and a type of the error are determined. When the error can be recovered, the CPU in which the error occurs can be recovered according to a correctly running CPU. This helps the at least two CPUs run again at a position at which a service program is interrupted.
Claims12
A lockstep system, comprising:
- a first central processing unit (CPU);
- a second CPU;
- an interrupt controller;
- and
- a comparison circuit configured to:
- determine that outputs of the first CPU and the second CPU are inconsistent when the first CPU and the second CPU are operating in a lockstep mode, and
- send a first signal to the interrupt controller according to the inconsistent outputs of the first CPU and the second CPU;
- wherein the interrupt controller is configured to send an interrupt to the the first CPU and the second CPU in response to the first signal, and the interrupt is used to indicate that an error occurs in at least one of the first CPU and the second CPU, and
- wherein the first CPU and the second CPU exit the lockstep mode and operate in a split mode in response to the interrupt.
6 more elements
A method for recovering errors, comprising:
- determining, by a comparison circuit, that outputs of a first central processing unit (CPU) and a second CPU are inconsistent when the first CPU and the second CPU are operating in a lockstep mode;
- sending, by the comparison circuit, a first signal to an interrupt controller according to the inconsistent outputs of the first CPU and the second CPU;
- sending, by the interrupt controller, an interrupt to the the first CPU and the second CPU in response to the first signal, wherein the interrupt is used to indicate that an error occurs in at least one of the first CPU and the second CPU, and
- exiting, by the first CPU and the second CPU, the lockstep mode and operating in a split mode in response to the interrupt.
1 more element
Dependencies are inferred from the claim text.