Storage Devices Hiding Parity Swapping Behavior
AssigneeWestern Digital Technologies, Inc.
InventorsSergey Anatolievich GOROBETS, Daniel L. HELMICK, Peter GRAYSON
Life of this patent
Estimating the term…
Loading patent…
AssigneeWestern Digital Technologies, Inc.
InventorsSergey Anatolievich GOROBETS, Daniel L. HELMICK, Peter GRAYSON
Estimating the term…
The present disclosure generally relates to methods of operating storage devices. The storage device comprises a controller comprising first random access memory (RAM1), second random access memory (RAM2), and a storage unit divided into a plurality of streams. By restricting the host to have a minimum write size, the data transfer speed to RAM2, RAM1, and the storage unit can be optimized. A temporary buffer is utilized within the RAM1 to update parity data for the corresponding commands. The parity data is updated in the RAM1 and written to the RAM2 in the corresponding stream. The parity data may be copied from the RAM2 to the RAM1 to update the parity data in the temporary buffer when commands are received to write data to corresponding streams. As the parity data is updated, the corresponding command is simultaneously written to the corresponding stream.
A storage device, comprising:
A storage device, comprising:
A storage device, comprising:
Dependencies are inferred from the claim text.