Hierarchical packing of syntax elements
AssigneeOl Security Limited Liability Company
InventorsUjval J. Kapasi, Amit Gulati, John Seivers, Yipeng Liu, Dan Miller
Life of this patent
Estimating the term…
Loading patent…
AssigneeOl Security Limited Liability Company
InventorsUjval J. Kapasi, Amit Gulati, John Seivers, Yipeng Liu, Dan Miller
Estimating the term…
A method operates within an integrated circuit having a plurality of processing lanes. For each of a first and second processing lanes, the method determines a number of packed data words among one or more packed data words associated with the respective processing lane, associates the number of packed data words with a used field of the processing lane, wherein the used field indicates the number of packed data words in the processing lane; and stores the one or more packed data words in a variable record length memory based, at least in part, on the used field of the processing lane.
1-21. (canceled)
A method of refining motion vectors to improve video coding performance while using a merge mode in motion vector signaling, the method comprising:
A method of refining motion vectors to improve video coding performance while using a merge mode in motion vector signaling, the method comprising:
The method of claim 46 wherein reducing the one or more candidate motion vectors comprises:
Dependencies are inferred from the claim text.