Reduction of fixed-pattern noise in digital image sensors by mitigating gain mismatch error
AssigneeShenzhen Goodix Technology Co., Ltd.
InventorXiaodong Wang
Life of this patent
Estimating the term…
Loading patent…
AssigneeShenzhen Goodix Technology Co., Ltd.
InventorXiaodong Wang
Estimating the term…
Techniques are described for error-modulated pixel readout by column-parallel programmable gain amplifiers (PGAs) in a digital image sensor. Each PGA has an amplifier with gain set by a ratio of input and feedback capacitors. Mismatch between these capacitors can manifest as vertical fixed pattern noise (FPN) in the image output. Embodiments use a swap control signal to pseudo-randomly toggle between two or more swap states for each of a sequence of row scan times. Each swap state at least directs coupling of a particular capacitor network in either the input or the feedback path of the amplifier. Pseudo-randomly swapping those couplings of the capacitive networks also pseudo-randomly modulates gain error from capacitive mismatch between the capacitor networks. The FPN effectively becomes spatially modulated noise at a level far below what would be considered as a visible artifact in the image output.
A digital image sensor system comprising:
A method for error-modulated pixel readout by a plurality of programmable gain amplifiers (PGAs) of a digital image sensor, the method comprising:
An error-modulatable programmable gain amplifier (PGA) circuit for use with a digital image sensor, the PGA circuit comprising:
Dependencies are inferred from the claim text.