Controller and operation method thereof
AssigneeSK hynix Inc.
InventorsHo Ryong YOU, Su Hwan KIM, Seung Hun KIM, Ji Hoon SEOK, Young Bin SONG, Dong Sun SHIN, Jae Yeon JANG
Life of this patent
Estimating the term…
Loading patent…
AssigneeSK hynix Inc.
InventorsHo Ryong YOU, Su Hwan KIM, Seung Hun KIM, Ji Hoon SEOK, Young Bin SONG, Dong Sun SHIN, Jae Yeon JANG
Estimating the term…
An operation method of a controller for controlling a memory device includes: queuing an identifier of a logical address region associated with a read request from a host in a most recently used (MRU) entry of an internal logical address region queue; increasing a weighted value for a read count of the logical address region by a first value according to whether the identifier of the logical address region has been queued in the logical address region queue before being queued in the MRU entry; adding the weighted value to the read count of the logical address region; providing the host with a map segment corresponding to the logical address region according to a threshold of the read count; and controlling a read operation of the memory device based on a physical address according to whether the read request includes the physical address.
An operation method of a controller for controlling a memory device, the operation method comprising:
A controller for controlling a memory device, comprising:
A system comprising:
Dependencies are inferred from the claim text.