Memory system with low-latency read recovery and method of operating the memory system
AssigneeSK hynix Inc.
InventorsChenrong XIONG, Fan ZHANG, Haobo WANG, Xuanxuan LU, Meysam ASADI
Life of this patent
Estimating the term…
Loading patent…
AssigneeSK hynix Inc.
InventorsChenrong XIONG, Fan ZHANG, Haobo WANG, Xuanxuan LU, Meysam ASADI
Estimating the term…
Multiple memory systems with respective decoders employ a low latency implementation of a read recovery level feature in decoding data. The decoding comprises receiving from a host a read request for decoding read data at a first recovery level by a first memory system, a first decoder of the first memory system being set at a second recovery level with a corresponding maximum iteration number when the read request is received by the first memory system; and operating the first decoder, after a set time elapses, to decode the read data at the second recovery level. A second decoder of a second memory system is set at the first recovery level for at least part of the time during which the first decoder operates to decode the read data at the second recovery level.
A system comprising:
A method for decoding in first and second memory systems storing first and second copies of data, respectively, and having first and second decoders, respectively, the method comprising:
Dependencies are inferred from the claim text.