Loading patent…
AssigneeNVIDIA Corporation
InventorsJoohwan Kim, Benjamin Boudaoud, Josef B. Spjut, Morgan S. McGuire, Seth P. Schneider, Rouslan L. Dimitrov, Lars Nordskog, Cody J. Robson, Sau Yan Keith Li, Gerrit Ary Slavenburg, Tom J. Verbeure
Estimating the term…
A display device for measuring the end-to-end latency of a computing system. The computing system includes an input device, a computing device, and the display device. The display device is directly connected with the input device and receives input data packets generated by the input device in response to received user input events. The display device passes the input packets to the computing device for graphics processing. The display device measures the end-to-end latency comprising the sum of three latencies. A first latency comprises an input delay of the input device. A second latency comprises an amount of time between generation of the input packet and a corresponding change in pixel values caused by the input event at the display device. A third latency comprises a display latency. The display device also displays latency information associated with the measured end-to-end latency.
A computer-implemented method for determining a system latency, the method comprising:
One or more non-transitory computer-readable media including instructions that, when executed by one or more processors, cause the one or more processors to determine a system latency by performing the steps of:
A display device, comprising:
Dependencies are inferred from the claim text.