Back to results
US 2021/0241825 A1Published application
Memory device with signal edge sharpener circuitry
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorAtul Katoch
Life of this patent
Estimating the term…
Abstract
Signal edge sharpener circuitry is operably connected to the word lines in a memory array to pull up a rising edge of a signal on the word line and/or to pull down a falling edge of the signal on the word line. Pulling the signal up and/or down reduces the amount of time the word line is asserted and reduces the amount of time between precharge operations.
Claims21
1-20. (canceled)
A method, comprising:
- deactivating a word line based on a received first signal, the word line operably connected to a memory cell;
- transmitting a delayed first signal to signal edge sharpener circuitry operably connected to the word line;
- based on the delayed first signal, causing, by the signal edge sharpener circuitry, a rising edge of a second signal on the word line to be pulled up;
- and
- initiating a precharge operation on a bit line.
2 more elements
A memory device, comprising:
- a memory cell;
- a word line operably connected to the memory cell;
- a delay circuit configured to receive a first signal and output a delayed first signal;
- and
- signal edge sharpener circuitry operably connected to the word line and to the delay circuit, the signal edge sharpener circuitry configured to receive the delayed first signal and responsively pull up a rising edge of a second signal on the word line.
2 more elements
A system, comprising:
- a processing device;
- and
- a memory device operably connected to the processing device, the memory device comprising:
- a memory cell;
- a word line operably connected to the memory cell, wherein a proximate end of the word line is operably connected to row driver circuitry;
- a delay circuit configured to receive a first signal and output a delayed first signal;
- signal edge sharpener circuitry operably connected between a distal end of the word line and an output of the delay circuit, the signal edge sharpener circuitry configured to receive the delayed first signal and responsively pull up a rising edge of a second signal on the word line;
- and
- a load circuit operably connected to the output of the delay circuit.
6 more elements
Dependencies are inferred from the claim text.