Back to results
US 2021/0240485 A1Published application
Processors to configure subsystems while other processors are held in reset
AssigneeHewlett Packard Enterprise Development LP
InventorsNaysen Robertson, Kenneth T. Chin, Theodore F. Emerson
Life of this patent
Estimating the term…
Abstract
An apparatus includes a subsystem, a first processor, a memory, a circuit and a second processor. The first processor is to execute bootstrap instructions, and the memory is to store second instructions. The circuit is to hold the first processor in reset in response to the apparatus being powered on; and the second processor is to, while the first processor is held in reset, execute the second instructions to initialize the subsystem.
Claims20
An apparatus comprising:
- a subsystem;
- a first processor to execute bootstrap instructions;
- a memory to store second instructions;
- a circuit to hold the first processor in reset in response to the apparatus being powered on;
- and
- a second processor to, while the first processor is held in reset, execute the second instructions to initialize the subsystem.
3 more elements
A system comprising:
- an apparatus comprising:
- a subsystem to provide a function used by the apparatus during and after a boot of the apparatus;
- a processing core;
- a circuit to hold the processing core in reset in response to the apparatus powering on;
- a configurator;
- and
- a first memory to store first instructions executed by the configurator to configure the subsystem while the processing core is held in reset;
- a second memory external to the apparatus to store a firmware boot image executed by the processing core in response to the processing core being released from reset;
- and
- a third memory external to the apparatus to store second instructions executed by the processing core and interpreted by the processing core using the firmware boot image after the processing core being released from reset to further configure the subsystem.
7 more elements
A method comprising:
- holding a first processor of an embedded processing system in a reset state in response to the embedded processing system being powered on;
- while the first processor is being held in the reset state, a second processor of the embedded processing system executing first instructions stored in a memory of the embedded processing system to configure a subsystem of the embedded processing system;
- releasing the first processor from the reset state;
- and
- in response to being released from the reset state, the first processor executing bootstrap instructions, wherein executing the bootstrap instructions comprises the first processor accessing in the subsystem.
2 more elements
Dependencies are inferred from the claim text.