Neural network processor, chip and electronic device
AssigneeGuangdong Oppo Mobile Telecommunications Corp., Ltd.
InventorShengguang YUAN
Life of this patent
Estimating the term…
Abstract
The embodiments of the disclosure provide a neural network processor, a chip and an electronic device. The neural network processor includes a convolution processing unit, a vector processing unit, and an instruction issue module. The convolution processing unit and the vector processing unit are both connected to the instruction issue module. The instruction issue module is configured to issue a plurality of instructions to the convolution processing unit and the vector processing unit in parallel. The embodiments of the application can improve the efficiency of the neural network processor processing data.
Claims20
A neural network processor, comprising:
- a convolution processing unit;
- a vector processing unit;
- and
- an instruction issue module, wherein the convolution processing unit and the vector processing unit are both in communication with the instruction issue module, and the instruction issue module is configured to issue a plurality of instructions to the convolution processing unit and the vector processing unit in parallel.
A chip, comprising:
- a system bus;
- an external memory;
- a central processing unit;
- and
- a neural network processor, connected to both of the external memory and the central processing unit via the system bus, wherein the neural network processor is controlled by the central processing unit to acquire data to-be-processed from the external memory, process the data to-be-processed to form a processing result, and feed back the processing result to the external memory;
- wherein the neural network processor comprises:
- a convolution processing unit;
- a vector processing unit;
- and
- an instruction issue module, being in communication with the instruction issue module, the instruction issue module being configured to issue a plurality of instructions to the convolution processing unit and the vector processing unit in parallel.
An electronic device, comprising:
- a system bus;
- an external memory;
- a central processing unit;
- and
- a neural network processor, connected to both of the external memory and the central processing unit via the system bus, wherein the neural network processor is controlled by the central processing unit to acquire data to-be-processed from the external memory, process the data to-be-processed to form a processing result, and feed back the processing result to the external memory;
- wherein the neural network processor comprises:
- a convolution processing unit;
- a vector processing unit;
- and
- an instruction issue module, being in communication with the instruction issue module, the instruction issue module being configured to issue a plurality of instructions to the convolution processing unit and the vector processing unit in parallel.
Dependencies are inferred from the claim text.