Back to results
US 2021/0124558 A1Published application
Full adder cell with improved power efficiency
AssigneeNVIDIA Corporation
InventorsIlyas Elkin, Ge Yang, Xi Zhang
Life of this patent
Estimating the term…
Abstract
An adder circuit provides a first operand input and a second operand input to an XNOR cell. The XNOR cell transforms these inputs to a propagate signal that is applied to an OAT cell to produce a carry out signal. A third OAT cell transforms a third operand input and the propagate signal into a sum output signal.
Claims19
An adder circuit comprising:
- a first operand input and a second operand input to an XNOR cell;
- an OAI cell transforming an output of the XNOR cell into a carry out signal;
- and
- an XOR cell comprising a NOR gate and an AOI cell configured to transform a third operand input and the output of the XNOR cell into a sum output signal.
1 more element
A compressor circuit comprising:
- a first full adder;
- a second full adder;
- and
- each full adder comprising:
- a first operand input and a second operand input to both of a NAND gate and a first OAI cell;
- a second OAI cell to transform outputs of the NAND gate and the first OAI cell into a carry out signal;
- and
- an output stage comprising an AOI cell to transform outputs of the first OAI cell and a third operand input into a sum output signal.
5 more elements
An adder circuit comprising:
- an XNOR cell;
- an OAI cell;
- an AOI cell;
- and
- the XNOR cell configured to transform a first operand input and a second operand input into a propagate signal applied to each of the OAI cell and the AOI cell.
2 more elements
A compressor circuit comprising:
- a first full adder;
- a second full adder;
- and
- the second full adder comprising:
- a first operand input and a carry in input to both of a NAND gate and a first OAI cell;
- a second OAI cell transforming outputs of the NAND gate and the first OAI cell into a carry out signal;
- and
- an AOI cell transforming outputs of the first OAI cell and a complement sum input signal into a sum output signal.
5 more elements
Dependencies are inferred from the claim text.