Back to results
US 2021/0082911 A1Published application
3d semiconductor structure and method of fabricating the same
AssigneeUnited Microelectronics Corp.
InventorsYung-Chen Chiu, Sheng-Yuan Hsueh, Kuo-Hsing Lee, Chien-Liang Wu, Chih-Kai Kang, Guan-Kai Huang
Life of this patent
Estimating the term…
Abstract
A 3D semiconductor structure includes a buffer layer, a n-type high electron mobility transistor (HEMT) disposed on a first surface of the buffer layer, and a p-type high hole mobility transistor (HHMT) disposed on a second surface of the buffer layer opposite to the first surface.
Claims17
A 3D semiconductor structure, comprising:
- a buffer layer with a first surface and a second surface opposite to said first surface;
- a n-type high electron mobility transistor (HEMT) disposed on said first surface of said buffer layer;
- and
- a p-type high hole mobility transistor (HHMT) disposed on said second surface of said buffer layer.
1 more element
A method of fabricating a 3D semiconductor structure, comprising:
- providing a substrate;
- sequentially forming a doped aluminum gallium nitride barrier layer, a doped gallium nitride channel layer, a buffer layer, an undoped gallium nitride channel layer and an undoped aluminum gallium nitride barrier layer on said substrate, wherein a two-dimensional electron gas (2DEG) is formed in said doped gallium nitride channel layer, and a two-dimensional hole gas (2DHG) is formed in said undoped gallium nitride channel layer;
- forming a first gate, a first source and a first drain on said undoped aluminum gallium nitride barrier layer, wherein said undoped gallium nitride channel layer, said undoped aluminum gallium nitride barrier layer, said first gate, said first source and said first drain form a n-type high electron mobility transistor;
- covering a first passivation layer on said undoped aluminum gallium nitride barrier layer, said first gate, said first source and said first drain;
- flipping said substrate and removing said substrate to expose said doped aluminum gallium nitride barrier layer;
- and
- forming a second gate, a second source and a second drain on said doped aluminum gallium nitride barrier layer, wherein said doped gallium nitride channel layer, said doped aluminum gallium nitride barrier layer, said second gate, said second source and said second drain form a p-type high hole mobility transistor.
4 more elements
Dependencies are inferred from the claim text.