Methods and system for an integrated circuit
AssigneeSemiconductor Components Industries, LLC
InventorsYukihito TAKEDA, Tomonori KAMIYA
Life of this patent
Estimating the term…
Abstract
Various embodiments of the present technology may provide methods and system for an integrated circuit. The system may provide a plurality of integrated circuits (i.e., slave devices) connected to and configured to communicate with a host device. Each integrated circuit may comprise a register storing a common default address. Each integrated circuit may further comprise an interface circuit configured to overwrite the default address of one integrated circuit with a new address while preventing changes to the remaining integrated circuits.
Claims20
An integrated circuit, comprising:
- a first input terminal adapted to receive an input data signal;
- a second input terminal adapted to receive a clock signal;
- a counter circuit adapted to generate a count value according to an oscillator;
- an interface circuit connected to the first and second input terminals, and configured to generate a write protect signal according to the count value;
- and
- a register in communication with the interface circuit and adapted to:
- store an address;
- and
- receive the write protect signal, wherein the write protect signal prevents changes to the address.
A method for assigning addresses to plurality of slave devices connected to a host device, comprising:
- transmitting a first communication signal to each slave device using a default address;
- receiving a first acknowledgment signal from each slave device;
- detecting one of the slave devices as having a first counter value that is the lowest-magnitude counter value relative to first counter values of the remaining slave devices;
- and
- writing a first new address to the slave device associated with the first counter value having the lowest-magnitude counter value.
A system, comprising:
- a host device;
- and
- a plurality of integrated circuits connected to the host device via a common bus, wherein each integrated circuit comprises a first input terminal adapted to receive a data signal and a second input terminal adapted to receive a clock signal, and wherein each integrated circuit is configured to:
- communicate with the host using a stored address, wherein the stored address is one of a default address or a new address;
- generate a count value;
- and
- generate a write protect signal according to the count value;
- wherein the host device is adapted to write the new address to one of the integrated circuits based on the generated count value.
Dependencies are inferred from the claim text.