Vias for package substrates
AssigneeIntel Corporation
InventorsAndrew J. BROWN, Luke GARNER, Liwei CHENG, Lauren LINK, Cheng XU, Ying WANG, Bin ZOU, Chong ZHANG
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsAndrew J. BROWN, Luke GARNER, Liwei CHENG, Lauren LINK, Cheng XU, Ying WANG, Bin ZOU, Chong ZHANG
Estimating the term…
Embodiments herein describe techniques for a semiconductor device including a package substrate. The package substrate includes a via pad at least partially in a core layer. A first dielectric layer having a first dielectric material is above the via pad and the core layer, where the first dielectric layer has a first through hole that is through the first dielectric layer to reach the via pad. A second dielectric layer having a second dielectric material is at least partially filling the first through hole, where the second dielectric layer has a second through hole that is through the second dielectric layer to reach the via pad. A via is further within the second through hole of the second dielectric layer, surrounded by the second dielectric material, and in contact with the via pad. Other embodiments may be described and/or claimed.
An apparatus of package substrate, comprising:
A method for forming a semiconductor device, comprising:
A computing device, comprising:
Dependencies are inferred from the claim text.