Semiconductor package and manufacturing method thereof
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYing-Ching Shih, Chih-Wei Wu, Szu-Wei Lu
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsYing-Ching Shih, Chih-Wei Wu, Szu-Wei Lu
Estimating the term…
A manufacturing method of a semiconductor package includes the following steps. A chip is provided. The chip has an active surface and a rear surface opposite to the active surface. The chip includes conductive pads disposed at the active surface. A first solder-containing alloy layer is formed on the rear surface of the chip. A second solder-containing alloy layer is formed on a surface and at a location where the chip is to be attached. The chip is mounted to the surface and the first solder-containing alloy layer is aligned with the second solder-containing alloy layer. A reflow step is performed on the first and second solder-containing alloy layers to form a joint alloy layer between the chip and the surface.
A manufacturing method of a semiconductor package, comprising:
A manufacturing method of a semiconductor package, comprising:
A manufacturing method of a semiconductor package, comprising:
Dependencies are inferred from the claim text.