Enhanced scalar vector dual pipeline architecture with cross execution
AssigneeNanjing Iluvatar CoreX Technology Co., Ltd. (DBA “Iluvatar CoreX Inc. Nanjing”)
InventorsCheng Li, Pingping Shao, Pei Luo
Life of this patent
Estimating the term…
Loading patent…
AssigneeNanjing Iluvatar CoreX Technology Co., Ltd. (DBA “Iluvatar CoreX Inc. Nanjing”)
InventorsCheng Li, Pingping Shao, Pei Luo
Estimating the term…
Embodiments of the invention may provide a technical solution by identifying a set of scalar and vector instructions. The set of scalar and vector instructions may be set to be executed in a kernel. A scalar instruction of the set of scalar and vector instructions is compared to a predefined set of scalar instructions. Based on the comparison, a secondary scalar pipeline is generated for the scalar instruction for processing. The remaining scalar instructions from the set of scalar and vector instructions is assigned to a first scalar pipeline. Vector instructions of the set of scalar and vector instructions are assigned to a vector pipeline.
A computer-implemented method for generating a secondary scalar pipeline comprising:
A graphics processing subsystem for generating a secondary scalar pipeline comprising:
A system for generating a secondary scalar pipeline comprising:
Dependencies are inferred from the claim text.