Local interconnect for group iv source/drain regions
AssigneeIntel Corporation
InventorsSEUNG HOON SUNG, GLENN A. GLASS, VAN H. LE, ASHISH AGRAWAL, BENJAMIN CHU-KUNG, ANAND S. MURTHY, JACK T. KAVALIEROS
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsSEUNG HOON SUNG, GLENN A. GLASS, VAN H. LE, ASHISH AGRAWAL, BENJAMIN CHU-KUNG, ANAND S. MURTHY, JACK T. KAVALIEROS
Estimating the term…
Techniques are disclosed for forming transistor devices having reduced interfacial resistance in a local interconnect. The local interconnect can be a material having similar composition to that of the source/drain material. That composition can be a metal alloy of a group IV element such as nickel germanide. The local interconnect of the semiconductor integrated circuit can function in the absence of barrier and liner layers. The devices can be used on MOS transistors including PMOS transistors.
A semiconductor integrated circuit, comprising:
15-25. (canceled)
An integrated circuit, comprising:
An integrated circuit, comprising:
Dependencies are inferred from the claim text.