Harmonic-based nonlinearity factorization scheme to facilitate up-conversion mixer linearity
AssigneeThe Regents of the University of California
InventorsJinbo Li, Qun Gu
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe Regents of the University of California
InventorsJinbo Li, Qun Gu
Estimating the term…
The disclosed embodiments relate to the design of a system that implements an up-conversion mixer. This system includes a regulator-based linearized transconductance (gm) stage, which converts a differential intermediate frequency (IF) voltage signal into a corresponding pair of IF currents. It also includes a pair of current mirrors, which duplicates the pair of IF currents into sources of a set of switching transistors. The set of switching transistors uses a differential local oscillator (LO) signal to gate the duplicated pair of IF currents to produce a differential radio frequency (RF) output signal. Finally, a combination of capacitors and/or inductors is coupled to common source nodes of the set of switching transistors to suppress higher order harmonics in an associated common source node voltage signal.
An up-conversion mixer, comprising:
A method for designing an up-conversion mixer on a computer-aided design system, comprising:
A non-transitory, computer-readable storage medium storing instructions that when executed by a computer cause the computer to perform a method for designing an up-conversion mixer on a computer-aided design system, the method comprising:
Dependencies are inferred from the claim text.