Semiconductor package and method of manufacturing same
AssigneeNepes Co., Ltd.
InventorsYong Tae KWON, Hee Cheol KIM, Seung Jun MOON, Jini SHIM
Life of this patent
Estimating the term…
Loading patent…
AssigneeNepes Co., Ltd.
InventorsYong Tae KWON, Hee Cheol KIM, Seung Jun MOON, Jini SHIM
Estimating the term…
The present invention relates to a semiconductor package and a method of manufacturing the same. In a semiconductor package which electrically connects a semiconductor chip and a printed circuit board using a solder ball, the semiconductor package further includes a thermal buffer layer which is positioned on a semiconductor chip, absorbs and disperse heat generated by the semiconductor chip, increases a distance between the semiconductor chip and a printed circuit board to decrease a deviation of a heat conduction process, and has a thickness ranging from 7.5 to 50% of a diameter of a solder ball.
A semiconductor package which electrically connects a semiconductor chip and a printed circuit board using a solder ball, the semiconductor package further comprising a thermal buffer layer which is positioned on a semiconductor chip, absorbs and disperse heat generated by the semiconductor chip, increases a distance between the semiconductor chip and a printed circuit board to decrease a deviation of a heat conduction process, and has a thickness ranging from 7.5 to 50% of a diameter of a solder ball.
A method of manufacturing a semiconductor package, the method comprising:
A method of manufacturing a semiconductor package comprising:
Dependencies are inferred from the claim text.