Non-volatile memory device and interface configuration method
AssigneeHitachi, Ltd.
InventorSeiji TORIGOE
Life of this patent
Estimating the term…
Loading patent…
AssigneeHitachi, Ltd.
InventorSeiji TORIGOE
Estimating the term…
An FMD including a plurality of FM chips and an FM-CTL equipped with a flash I/F for executing I/O processes to and from the FM chips, wherein the FM-CTL is provided with a flash I/F in correspondence with each of a plurality of channels, and the FM-CTL is configured to: acquire a higher-level operating frequency between a DKC and the FM-CTL; determine an operating frequency of the flash I/F such that a total transfer rate to and from the FM chips produced by the flash I/Fs of the respective channels should be a transfer rate that equals a higher-level transfer rate corresponding to the higher-level operating frequency or a transfer rate that approximates the higher-level transfer rate; and perform a configuration of an operating frequency determined with respect to each of the flash I/Fs.
A non-volatile memory device comprising a plurality of non-volatile memory chips and a non-volatile memory controller equipped with an interface for executing I/O processes of data to and from the non-volatile memory chips, wherein
An interface configuration method in a non-volatile memory device including a plurality of non-volatile memory chips and a non-volatile memory controller equipped with an interface for executing I/O processes of data to and from the non-volatile memory chips,
Dependencies are inferred from the claim text.