Techniques For Determining Timestamp Inaccuracies In A Transceiver
AssigneeIntel Corporation
InventorsHan Hua Leong, Sita Rama Chandrasekhar Mallela, Muhammad Kazim Hafeez, Ming-Shiung Chen, Anuj Agrawal
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsHan Hua Leong, Sita Rama Chandrasekhar Mallela, Muhammad Kazim Hafeez, Ming-Shiung Chen, Anuj Agrawal
Estimating the term…
An integrated circuit has a transceiver circuit and a memory circuit. The transceiver circuit includes stage circuits that each perform at least one function specified by a data transmission protocol. The transceiver circuit is coupled to receive packets of timing test patterns. Each of the stage circuits in the transceiver circuit generates a timestamp in response to receiving each of the packets of timing test patterns. Each of the stage circuits in the transceiver circuit generates a trigger indicating receipt of a predefined reference point in each of the packets of timing test patterns. The memory circuit stores each of the timestamps generated by the stage circuits in response to a respective one of the triggers and outputs the timestamps for analysis.
An integrated circuit comprising:
A data transmission system comprising:
A method for determining inaccuracies in timestamps generated according to a data transmission protocol, the method comprising:
Dependencies are inferred from the claim text.