Method and apparatus for improving boolean satisfibility solver generated based on input design with data qualifier signals
AssigneeMellanox Technologies, Ltd.
InventorsYael MELLER, Or DAVIDI, Roy ARMONI
Life of this patent
Estimating the term…
Loading patent…
AssigneeMellanox Technologies, Ltd.
InventorsYael MELLER, Or DAVIDI, Roy ARMONI
Estimating the term…
Embodiments are disclosed for solving a Boolean formula generated from an input design using an iterative loop using a computer-implemented Boolean satisfiability solver. An example method includes accessing data qualifier signals indicating one or more variables in a Boolean formula. The example method further includes marking the one or more variables in the Boolean formula as data qualifier variables based on the respective data qualifier signals. The example method further includes instructing a computer implemented Boolean satisfiability solver to solve the Boolean formula using an iterative loop, where operation of the iterative loop is prioritized based on the data qualifier variables. Corresponding apparatuses and non-transitory computer readable storage media are also provided.
A computer implemented method for solving a Boolean formula generated from a design using an iterative loop using a Boolean satisfiability solver, comprising:
An apparatus comprising at least one processor and at least one memory including computer program code, the at least one memory and the computer program code configured to, with the at least one processor, solve a Boolean formula generated from an input design by causing the apparatus to at least:
A computer program product comprising at least one non-transitory computer readable storage medium, the non-transitory computer readable storage medium storing instructions that, when executed by a processor, cause the processor to configure an apparatus to at least:
Dependencies are inferred from the claim text.