Circuit and Method For Managing Access to Memory
AssigneeSTMicroelectronics S.r.l.
InventorsFabio Enrico Carlo Disegni, Federico Goller, Michele Febbrarino
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics S.r.l.
InventorsFabio Enrico Carlo Disegni, Federico Goller, Michele Febbrarino
Estimating the term…
A circuit, for managing operations for accessing a flash memory on the basis of requests received from a main CPU and from an auxiliary CPU, may be configured to: associate with the main CPU, a higher access priority to the flash memory than the access priority of the auxiliary CPU; command, in the absence of further requests for accessing the flash memory, the access to the flash memory for the main or auxiliary CPU which has initiated a first access request; verify, following a receipt of a second access request, the access priority associated with this second access request; suspend one of the first or the second access request having lower priority; and authorize the other of the first or the second access request having higher priority.
An interface circuit for managing access to a memory shared between a first processor and a second processor, the interface circuit comprising:
A method for managing access to a memory shared between a first processor and a second processor using an interface circuit, the method comprising:
A method for managing access to a memory shared between a first processor and a second processor, the method comprising:
Dependencies are inferred from the claim text.