Back to results
US 2019/0312760 A1Published application
Vector signaling code with improved noise margin
AssigneeKandou Labs, S.A.
InventorAmin Shokrollahi
Life of this patent
Estimating the term…
Abstract
Methods are described allowing a vector signaling code to encode multi-level data without the significant alphabet size increase known to cause symbol dynamic range compression and thus increased noise susceptibility. By intentionally restricting the number of codewords used, good pin efficiency may be maintained along with improved system signal-to-noise ratio.
Claims20
A method comprising:
- receiving a set of symbols of a multi-level orthogonal differential vector signaling (ODVS) codeword;
- generating a set of multi-level outputs, each multi-level output generated by forming a respective linear combination of the received set of symbols of the multi-level ODVS codeword, the respective linear combination associated with a respective sub-channel of a plurality of mutually orthogonal sub-channels;
- comparing each multi-level output of the set of multi-level outputs to at least two different reference voltages to form a respective set of sliced outputs of a plurality of sets of sliced outputs;
- and
- generating a set of output data bits based on the plurality of sets of sliced outputs.
2 more elements
An apparatus comprising:
- a linear combinatorial network configured to receive a set of symbols of a multi-level orthogonal differential vector signaling (ODVS) codeword, and to responsively generate a set of multi-level outputs, each multi-level output generated by forming a respective linear combination of the received set of symbols of the multi-level ODVS codeword, the respective linear combination associated with a respective sub-channel of a plurality of mutually orthogonal sub-channels;
- a set of pulse amplitude modulation (PAM)-X slicers configured to compare each multi-level output of the set of multi-level outputs to at least two different reference voltages to form a respective set of sliced outputs of a plurality of sets of sliced outputs, wherein X is an integer greater than two;
- and
- a decoder configured to generate a set of output data bits based on the plurality of sets of sliced outputs.
1 more element
Dependencies are inferred from the claim text.