Memory system
AssigneeToshiba Memory Corporation
InventorsKuminori HYODO, Kenji SAKURADA, Masanobu SHIRAKAWA, Hideki YAMADA
Life of this patent
Estimating the term…
Loading patent…
AssigneeToshiba Memory Corporation
InventorsKuminori HYODO, Kenji SAKURADA, Masanobu SHIRAKAWA, Hideki YAMADA
Estimating the term…
A memory system according to an embodiment includes a semiconductor memory and a memory controller. The semiconductor memory includes memory cells and a sequencer. Each of the memory cells stores first data when it has a first threshold voltage, and stores second data when it has a second threshold voltage. The sequencer performs a first write operation for write data. In the first write operation, the sequencer executes a program loop repeatedly and terminates the first write operation, when the verify operation for the first data has passed and the verify operation for the second data has not passed. The sequencer performs a second write operation for the write data based on a first command from the memory controller after the first write operation is terminated.
A memory system comprising:
A memory system comprising:
A memory system comprising:
A memory system comprising:
Dependencies are inferred from the claim text.