Semiconductor device and method of manufacturing semiconductor device
AssigneeFuji Electric Co., Ltd.
InventorsFumikazu Imai, Takahito Kojima
Life of this patent
Estimating the term…
Loading patent…
AssigneeFuji Electric Co., Ltd.
InventorsFumikazu Imai, Takahito Kojima
Estimating the term…
A vertical MOSFET having a trench gate structure includes an n−-type drift layer and a p-type base layer formed by epitaxial growth. In the p-type base layer, an n+-type source region is provided. A trench that penetrates the p-type base layer and the n+-type source region, and reaches the n−-type drift layer is provided. The first p+-type region is in contact with a bottom of the trench and is implanted with an impurity that determines a conductivity type of the first p+-type region and a first element that bonds with a second element that is displaced by the impurity, the impurity and the second element being implanted at a predetermined ratio.
A semiconductor device comprising:
A method of manufacturing a semiconductor device, the method comprising:
Dependencies are inferred from the claim text.