Semiconductor package having a tsv structure
AssigneeSamsung Electronics Co., Ltd.
InventorYONG HOON KIM
Life of this patent
Estimating the term…
Loading patent…
AssigneeSamsung Electronics Co., Ltd.
InventorYONG HOON KIM
Estimating the term…
A semiconductor package includes a substrate. A vertically stacked chip structure including two semiconductor chips is mounted on the substrate. A third semiconductor chip is mounted on the substrate and is spaced apart horizontally from the vertically stacked chip structure. A package molding material is disposed on the substrate and covers sidewalls of the vertically stacked chip structure and covers sidewalls of the third semiconductor chip. An electromagnetic shielding layer extends along sidewalls of the package molding material and along an upper surface of the package molding material. The first semiconductor chip is disposed between the second semiconductor chip and the substrate. The first semiconductor chip is connected to a first grounding through via and a first signal/power through via. The second semiconductor chip is connected to a second grounding through via. The electromagnetic shielding layer is connected to the second grounding through via.
A semiconductor package, comprising:
A semiconductor package, comprising:
A semiconductor package, comprising:
Dependencies are inferred from the claim text.