Video decoder rate model and verification circuit
AssigneeAvago Technologies International Sales Pte. Limited
InventorZhijie YANG
Life of this patent
Estimating the term…
Loading patent…
AssigneeAvago Technologies International Sales Pte. Limited
InventorZhijie YANG
Estimating the term…
The present disclosure describes a video communication environment for encoding and/or decoding video frames in accordance with various video coding formats utilizing various coding parameters. The video communication environment can include one or more encoding verification circuit and/or decoding verification circuit throughout which utilizes the various coding parameters to model dynamics of decoding various encoded video frames and/or display timing for displaying various decoded video frames. This modeling of the dynamics of decoding and/or display timing can be used to verify whether these various encoded video frames, once decoded, can be displayed smoothly, for example, without jitter. In some situations, the modeling of the dynamics of decoding and/or display timing can be used to guide decoding and/or display process to display the various decoded video frames smoothly.
A communication transmitter, comprising:
A communication receiver, comprising:
A method for displaying a plurality of video frames, the method comprising:
Dependencies are inferred from the claim text.