Reference disturbance mitigation in successive approximation register analog to digital converter
AssigneeAvnera Corporation
InventorsWai Lee, Jianping Wen, Garry N. Link
Life of this patent
Estimating the term…
Loading patent…
AssigneeAvnera Corporation
InventorsWai Lee, Jianping Wen, Garry N. Link
Estimating the term…
The disclosure includes a mechanism for mitigating charge related disturbances in a Successive Approximation Register (SAR) Analog to Digital Converter (ADC) by providing a fine reference connection and a rough reference connection. A switch array is activated to couple a current bit capacitor of a capacitor array to the rough reference connection while a current bit corresponding to the current bit capacitor is determined by a comparator. The switch array is further activated to couple a previous bit capacitor of the capacitor array to the fine reference connection while the current bit capacitor is coupled to the rough reference connection. This separates charge flow on the rough reference connection from capacitors coupled to the fine reference connection.
1-20. (canceled)
A successive approximation register analog to digital converter for use at an analog output, the successive approximation register analog to digital converter comprising:
A semiconductor die assembly comprising:
An analog to digital converter circuit assembly comprising:
Dependencies are inferred from the claim text.