Method for manufacturing semiconductor devices
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsLing-Yen YEH, Carlos H. DIAZ, Wilman TSAI
Life of this patent
Estimating the term…
Loading patent…
AssigneeTaiwan Semiconductor Manufacturing Company, Ltd.
InventorsLing-Yen YEH, Carlos H. DIAZ, Wilman TSAI
Estimating the term…
In a method of manufacturing a circuit including a MOSFET disposed in a MOSFET region and a negative capacitance FET (NCFET) disposed in a NCFET region, a dielectric layer is formed over a channel layer in the MOSFET region and the NCFET region. A first metallic layer is formed over the dielectric layer in the MOSFET region and the NCFET region. After the first metallic layer is formed, an annealing operation is performed only in the NCFET region. After the annealing operation, the first metallic layer is removed from the MOSFET region and the NCFET region. The annealing operation includes irradiating the first metallic layer and the dielectric layer in the NCFET region with an energy beam.
A method of manufacturing a negative capacitance structure, the method comprising:
A method of manufacturing a circuit including a metal-oxide-semiconductor field effect transistor (MOSFET) disposed in a MOSFET region and a negative capacitance field effect transistor (NCFET) disposed in a NCFET region, the method comprising:
A method of manufacturing a circuit including a metal-oxide-semiconductor field effect transistor (MOSFET) disposed in a MOSFET region and a negative capacitance field effect transistor (NCFET) disposed in a NCFET region, the method comprising:
Dependencies are inferred from the claim text.