Optimizing dram memory based on read-to-write ratio of memory access latency

A non-transitory computer-readable storage medium coupled to one or more processors and having instructions stored thereon which, when executed by the one or more processors, cause the one or more processors to perform operations for controlling operations performed on a memory bank of a plurality of memory banks, operations comprising:

• receiving a memory access latency value comprising a time to perform an operation with respect to the memory bank of the plurality of memory banks;
• receiving a set of operation percentages comprising an operation percentage pi for each of a plurality of operations performed on the memory bank;
• determining a probability associated with the memory access latency value using a mixture of l Weibull distributions provided as:
• f
• 
• (
• x
• ;
• α
• i
• ,
• β
• i
• ,
• p
• i
• )
• =
• ∑
• i
• =
• 1
• l
• 
• P
• i
• 
• α
• i
• β
• i
• 
• (
• x
• )
• α
• i
• -
• 1
• 
• e
• -
• 1
• β
• i
• 
• (
• x
• )
• α
• i
• where i=1, . . . , l, αi is a shape parameter for a respective Weibull distribution i, and is a scale parameter for the respective Weibull distribution i;
• comparing the probability to a threshold probability to provide a comparison;
• and
• selectively executing at least one action with respect to the memory bank based on the comparison.

A system, comprising:

• a computing device;
• and
• a computer-readable storage device coupled to the computing device and having instructions stored thereon which, when executed by the computing device, cause the computing device to perform operations for controlling operations performed on a memory bank of a plurality of memory banks, operations comprising:
• receiving a memory access latency value comprising a time to perform an operation with respect to the memory bank of the plurality of memory banks;
• receiving a set of operation percentages comprising an operation percentage pi for each of a plurality of operations performed on the memory bank;
• determining a probability associated with the memory access latency value using a mixture of l Weibull distributions provided as:
• f
• 
• (
• x
• ;
• α
• i
• ,
• β
• i
• ,
• p
• i
• )
• =
• ∑
• i
• =
• 1
• l
• 
• P
• i
• 
• α
• i
• β
• i
• 
• (
• x
• )
• α
• i
• -
• 1
• 
• e
• -
• 1
• β
• i
• 
• (
• x
• )
• α
• i
• where i=1, . . . , l, αi is a shape parameter for a respective Weibull distribution i, and βi is a scale parameter for the respective Weibull distribution i;
• comparing the probability to a threshold probability to provide a comparison;
• and
• selectively executing at least one action with respect to the memory bank based on the comparison.