Hierarchical statisically multiplexed counters and a method thereof
AssigneeCavium, Inc.
InventorsWeihuang Wang, Gerald Schmidt, Srinath Atluri, Weinan Ma, Shrikant Sundaram Lnu
Life of this patent
Estimating the term…
Loading patent…
AssigneeCavium, Inc.
InventorsWeihuang Wang, Gerald Schmidt, Srinath Atluri, Weinan Ma, Shrikant Sundaram Lnu
Estimating the term…
Embodiments of the present invention relate to an architecture that uses hierarchical statistically multiplexed counters to extend counter life by orders of magnitude. Each level includes statistically multiplexed counters. The statistically multiplexed counters includes P base counters and S subcounters, wherein the S subcounters are dynamically concatenated with the P base counters. When a row overflow in a level occurs, counters in a next level above are used to extend counter life. The hierarchical statistically multiplexed counters can be used with an overflow FIFO to further extend counter life.
1-20. (canceled)
A method of updating a counter in a counter architecture that includes a hierarchy of levels of statistically multiplexed counters, the method comprising:
29-46. (canceled)
A method of updating a counter in a counter architecture that includes a hierarchy of levels of statistically multiplexed counters, the method comprising:
A method of updating a counter in a counter architecture that includes a hierarchy of levels of statistically multiplexed counters, the method comprising:
Dependencies are inferred from the claim text.