Forming a uniform inner spacer for a vertical transport fin field effect transistor
AssigneeInternational Business Machines Corporation
InventorsKangguo Cheng, Juntao Li, Peng Xu, Jingyun Zhang
Life of this patent
Estimating the term…
Loading patent…
AssigneeInternational Business Machines Corporation
InventorsKangguo Cheng, Juntao Li, Peng Xu, Jingyun Zhang
Estimating the term…
A method of forming a vertical transport fin field effect transistor (VT FinFET), including, forming a plurality of vertical fins on a substrate, forming a sacrificial liner on at least two of the plurality of vertical fins, forming sidewall spacers on the vertical surfaces of the sacrificial liner, wherein the sidewall spacers are on opposite sides of the at least two of the plurality of vertical fins, and removing a portion of the sacrificial liner to form an 1-shaped channel adjacent to each of the at least two of the plurality of vertical fins.
A method of forming a vertical transport fin field effect transistor (VT FinFET), comprising:
A method of forming a vertical transport fin field effect transistor (VT FinFET), comprising:
A vertical transport fin field effect transistor (VT FinFET), comprising:
Dependencies are inferred from the claim text.