Fabrication and use of through silicon vias on double sided interconnect device
AssigneeIntel Corporation
InventorsBrennen K. MUELLER, Patrick MORROW, Kimin JUN, Paul B. FISCHER, Daniel PANTUSO
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsBrennen K. MUELLER, Patrick MORROW, Kimin JUN, Paul B. FISCHER, Daniel PANTUSO
Estimating the term…
An apparatus including a circuit structure including a device stratum; one or more electrically conductive interconnect levels on a first side of the device stratum and coupled to ones of the transistor devices; and a substrate including an electrically conductive through silicon via coupled to the one or more electrically conductive interconnect levels so that the one or more inter connect levels are between the through silicon via and the device stratum. A method including forming a plurality of transistor devices on a substrate, the plurality of transistor devices defining a device stratum; forming one or more interconnect levels on a first side of the device stratum; removing a portion of the substrate; and coupling a through silicon via to the one or more interconnect levels such that the one or more interconnect levels is disposed between the device stratum and the through silicon via.
An apparatus comprising:
A system comprising:
A method comprising:
Dependencies are inferred from the claim text.