Back to results
US 2018/0322938 A1Published application
Semiconductor apparatus for compensating for degradation and semiconductor system using the same
AssigneeSK hynix Inc.
InventorsWoongrae KIM, Bok Rim KO, Keun Soo SONG
Life of this patent
Estimating the term…
Abstract
A semiconductor apparatus may include a degradation detection circuit and a circuit block. The degradation detection circuit may detect a degradation occurred in a semiconductor apparatus and generate degradation information. The circuit block may include at least one transistor configured to receive a variable bias voltage and a variable gate voltage.
Claims19
A semiconductor apparatus comprising:
- a degradation detection circuit configured for detecting degradation that has occurred in a semiconductor apparatus and generating degradation information;
- a voltage generator configured for generating a variable bias voltage and a variable gate voltage based on the degradation information;
- and
- a circuit block including at least one transistor, the at least one transistor configured to operate by receiving the variable bias voltage and the variable gate voltage.
1 more element
A semiconductor system comprising:
- a memory apparatus configured for detecting degradation that has occurred in the memory apparatus and generating degradation information based on a training command, and generating a variable bias voltage and a variable gate voltage based on a voltage setting command;
- and
- a memory controller configured for providing the training command to the memory apparatus, and generating the voltage setting command based on the degradation information.
A semiconductor apparatus comprising:
- a circuit block including at least one transistor configured to receive a variable bias voltage and a variable gate voltage;
- and
- a degradation detection circuit configured to compensate for a variation in a threshold voltage of the at least one transistor by generating degradation information to change levels of the variable bias voltage and the variable gate voltage being received by the at least one transistor.
Dependencies are inferred from the claim text.