Buffer Stage Device That Can be Connected to a Serial Peripheral Interface Bus
AssigneeSTMicroelectronics (Rousset) SAS
InventorsFrançois Tailliet, Chama Ameziane El Hassani
Life of this patent
Estimating the term…
Loading patent…
AssigneeSTMicroelectronics (Rousset) SAS
InventorsFrançois Tailliet, Chama Ameziane El Hassani
Estimating the term…
In some embodiments, a buffer stage device includes a data input for receiving a data signal, a clock input for receiving a clock signal, a data output and a processor that is configured to deliver, to the data output, the data from the data signal in synchronism with clock cycles of the clock signal. The processor includes a first buffer module configured to deliver, to the data output, each datum in synchronism with a first edge of the clock signal and during a first half of a clock cycle, and a second buffer module configured to hold the datum at the data output during the second half of the clock cycle.
A buffer stage device, comprising:
A system comprising:
A method comprising:
A buffer circuit comprising:
Dependencies are inferred from the claim text.