Back to results
US 2018/0321874 A1Published application
Flash management optimization for data update with small block sizes for write amplification mitigation and fault tolerance enhancement
OwnerShu Li, Xiaowei Jiang +1inventors
InventorsShu Li, Xiaowei Jiang, Fei Liu
Life of this patent
Estimating the term…
Abstract
One or more write requests which include a plurality of logical data chunks are received. The plurality of logical data chunks are distributed to a plurality of physical pages on Flash such that data from different logical data chunks are stored in different ones of the plurality of physical pages, wherein a logical data chunk is smaller in size than a physical page.
Claims16
A system, comprising:
- a processor;
- and
- a memory coupled with the processor, wherein the memory is configured to provide the processor with instructions which when executed cause the processor to:
- receive one or more write requests which include a plurality of logical data chunks;
- and
- distribute the plurality of logical data chunks to a plurality of physical pages on Flash such that data from different logical data chunks are stored in different ones of the plurality of physical pages, wherein a logical data chunk is smaller in size than a physical page.
3 more elements
A system, comprising:
- a processor;
- and
- a memory coupled with the processor, wherein the memory is configured to provide the processor with instructions which when executed cause the processor to:
- obtain a trial version of a logical data chunk that is based at least in part on a previous version of the logical data chunk, wherein the previous version is stored on a same physical page as a current version of the logical data chunk;
- perform error correction decoding on the trial version of the logical data chunk;
- perform a cyclic redundancy check using a result from the error correction decoding on the trial version of the logical data chunk;
- and
- output the result of the error correction decoding on the trial version of the logical data chunk.
5 more elements
A system, comprising:
- a processor;
- and
- a memory coupled with the processor, wherein the memory is configured to provide the processor with instructions which when executed cause the processor to:
- obtain a metric associated with write frequency for each of a plurality of logical data chunks, wherein the plurality of logical data chunks are distributed to a plurality of physical pages in a first block such that data from different logical data chunks are stored in different ones of the plurality of physical pages in the first block and a logical data chunk is smaller in size than a physical page;
- divide the plurality of logical data chunks into at least a first group and a second group based at least in part on the metrics associated with write frequency;
- distribute the plurality of logical data chunks in the first group to a plurality of physical pages in a second block such that data from different logical data chunks in the first group are stored in different ones of the plurality of physical pages in the second block;
- and
- store the plurality of logical data chunks in the second group in a third block such that data from at least two different logical data chunks in the first group are stored in a same physical page in the third block.
5 more elements
Dependencies are inferred from the claim text.