Three-dimensional semiconductor device and method of fabrication
AssigneeTokyo Electron Limited
InventorsJeffrey SMITH, Anton deVilliers
Life of this patent
Estimating the term…
Loading patent…
AssigneeTokyo Electron Limited
InventorsJeffrey SMITH, Anton deVilliers
Estimating the term…
A 3-D IC includes a substrate having a substrate surface. A first semiconductor device has a first electrical contact and is formed in a first area of the surface on a first plane substantially parallel to the substrate surface. A second semiconductor device has a second electrical contact and is formed in a second area of the surface on a second plane substantially parallel to the surface and vertically spaced from the first plane in a direction substantially perpendicular to the surface. A first electrode structure includes opposing top and bottom surfaces substantially parallel to the substrate surface, and a sidewall connecting the top and bottom surfaces such that the electrode structure forms a three dimensional electrode space. A conductive fill material is provided in the electrode space, and a dielectric layer electrically separates the conductive fill material into a first electrode electrically connected to the first contact of the first semiconductor device and a second electrode electrically connected to the second semiconductor device and electrically insulated from the first electrode. A first circuit terminal extends vertically from the top or bottom surface of the electrode structure and is electrically connected to the first electrode.
A three dimensional (3-D) integrated circuit (IC) comprising:
A semiconductor device comprising:
A method of forming a semiconductor device, the method comprising:
Dependencies are inferred from the claim text.