System, method, and computer program product for interfacing one or more storage devices with a plurality of bridge chips
AssigneeSeagate Technology LLC
InventorsRoss John Stenfort, Radoslav Danilak
Life of this patent
Estimating the term…
Loading patent…
AssigneeSeagate Technology LLC
InventorsRoss John Stenfort, Radoslav Danilak
Estimating the term…
Methods, apparatus, and systems, for interfacing one or more storage devices with a plurality of bridge chips. An apparatus may include a memory, a communication bus coupled to a device, and a processor communicatively coupled to the communication bus and the memory. The processor may be configured to implement storage traffic between a storage device and a central processor via a first storage port of a first bridge chip of a plurality of bridge chips. The processor may be further configured to multiplex, by the first bridge chip, the storage traffic to at least one bridge chip of the plurality of bridge chips, and distribute data across the plurality of bridge chips to produce a data distribution enabling each of the bridge chips to communicate with each other.
An apparatus comprising:
A method, comprising;
A system comprising:
Dependencies are inferred from the claim text.