Power efficient voltage level translator circuit
AssigneeQUALCOMM Incorporated
InventorsRahul Krishnakumar NADKARNI, Anthony CORREALE, JR.
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsRahul Krishnakumar NADKARNI, Anthony CORREALE, JR.
Estimating the term…
Disclosed systems and methods relate to a power efficient voltage level translator. In a normal mode wherein a first supply voltage of the first voltage domain and a second supply voltage of the second voltage domain are different, the voltage level translator translates an input signal in a first voltage domain to an output signal in a second voltage domain In a bypass mode wherein the first supply voltage and the second supply voltage are substantially the same, a bypass circuit is configured to bypass the voltage level translator and provide the input signal as the output signal in the first voltage domain, thus avoiding delay introduced by the voltage level translator in the bypass mode. Further, a power-down circuit is configured to power-down the voltage level translator in the bypass mode but not in the normal mode.
An apparatus comprising:
A method of voltage level translation, the method comprising:
An apparatus comprising:
Dependencies are inferred from the claim text.