Configuration Bit Sequencing Control of Nonvolatile Domain and Array Wakeup and Backup
AssigneeTexas Instruments Incorporated
InventorsSteven Craig Bartling, Sudhanshu Khanna
Life of this patent
Estimating the term…
Loading patent…
AssigneeTexas Instruments Incorporated
InventorsSteven Craig Bartling, Sudhanshu Khanna
Estimating the term…
A processing device includes a plurality of non-volatile logic element array domains having two or more non-volatile logic element arrays to store 2006 a machine state of the processing device stored in a plurality of volatile store elements. Configuration bits are read to direct which non-volatile logic element array domains are enabled first and to direct an order in which the first enabled non-volatile logic element array domains are restored or backed up in response to entering a wakeup or backup mode. Configuration bits can be read to direct an order of and a parallelism of how individual non-volatile logic element arrays in a first enabled non-volatile logic element array domain are restored or backed up. The order of restoration or backing up can be controlled by instructions from non-volatile arrays of the first enabled of the plurality of non-volatile logic element array domains.
A computing device apparatus providing non-volatile logic based computing, the apparatus comprising:
A method comprising:
Dependencies are inferred from the claim text.