Mechanism for pcie cable topology discovery in a rack scale architecture environment
AssigneeIntel Corporation
InventorsMohan J. KUMAR, Murugasamy K. NACHIMUTHU
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsMohan J. KUMAR, Murugasamy K. NACHIMUTHU
Estimating the term…
A mechanism for PCIe cable topology discovery in a Rack Scale Architecture (RSA) and associated methods, apparatus, and systems. Pooled system drawers installed in rack are interconnected via multiple PCIe cables coupled to PCIe ports on the pooled system drawers. The PCIe ports are associated with host ports connections between server nodes and host ports in respective pooled system drawers are automatically detected, with corresponding PCIe connection information being automatically generated and aggregated to determine the PCIe cable topology for the rack. In one aspect, PCIe devices are emulated for each host port in a pooled storage drawer including pooled PCIe storage devices. Server nodes in a pooled compute drawer send PCIe configuration messages over the PCIe cables, with returned reply messages generated by the emulated PCIe devices identifying the host ports. Information pertaining to the host ports, pooled system drawers, and server nodes is used to determine the PCIe cable topology.
A method for determining Peripheral Component Interconnect Express (PCIe) cable topology in a rack in which a plurality pooled system drawers are installed and interconnected by a plurality of PCIe cables, the pooled system drawers including one or more pooled compute drawers, each including a plurality of server nodes, the method comprising:
A pooled system drawer, comprising:
A system comprising:
Dependencies are inferred from the claim text.