Apparatus and method to maximize execution lane utilization through a custom high throughput scheduler
AssigneeQUALCOMM Incorporated
InventorsMilind Ram KULKARNI, Rami Mohammad A. AL SHEIKH, Raguram DAMODARAN
Life of this patent
Estimating the term…
Loading patent…
AssigneeQUALCOMM Incorporated
InventorsMilind Ram KULKARNI, Rami Mohammad A. AL SHEIKH, Raguram DAMODARAN
Estimating the term…
A scheduler with a picker block capable of dispatching multiple instructions per cycle is disclosed. The picker block may comprise an inter-group picker and an intra-group picker. The inter-group picker may be configured to pick multiple ready groups when there are two or more ready groups among a plurality of groups of instructions, and pick a single ready group when the single ready group is the only ready group among the plurality of groups. The intra-group picker may be configured to pick one ready instruction from each of the multiple ready groups when the inter-group picker picks the multiple ready groups, and to pick multiple ready instructions from the single ready group when the inter-group picker picks the single ready group.
A scheduler, comprising:
A method of picking instruction in a scheduler, the method comprising:
A scheduler, comprising:
A non-transitory computer-readable medium having a code recorded thereon that causes a computer to perform a method of picking instruction in a scheduler, the method comprising:
Dependencies are inferred from the claim text.