Processors, methods, systems, and instructions to partition a source packed data into lanes
AssigneeIntel Corporation
InventorAshish Jha
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorAshish Jha
Estimating the term…
A processor includes a decode unit to decode an instruction that is to indicate a source packed data that is to include a plurality of adjoining data elements, a number of data elements, and a destination. The processor also includes an execution unit coupled with the decode unit. The execution unit, in response to the instruction, is to store a result packed data in the destination. The result packed data is to have a plurality of lanes that are each to store a different non-overlapping set of the indicated number of adjoining data elements aligned with a least significant end of the respective lane. The different non-overlapping sets of the indicated number of the adjoining data elements in adjoining lanes of the result packed data are to be separated from one another by at least one most significant data element position of the less significant lane.
A processor comprising:
A method performed by a processor comprising:
A computer system to process instructions comprising:
An article of manufacture comprising a non-transitory machine-readable storage medium, the non-transitory machine-readable storage medium storing an instruction,
Dependencies are inferred from the claim text.