Selective Rasterization
AssigneeIntel Corporation
InventorsTomas G. Akenine-Moller, Carl J. Munkberg, Franz P. Clarberg
Life of this patent
Estimating the term…
Loading patent…
AssigneeIntel Corporation
InventorsTomas G. Akenine-Moller, Carl J. Munkberg, Franz P. Clarberg
Estimating the term…
According to one embodiment, a given tile, made up of pixels or samples, may be of any shape, including a square shape. These pixels may contain colors, depths, stencil values, and other values. Each tile may be further augmented with a single bit, referred to herein as a render bit. In one embodiment, if the render bit is one, then everything is rendered as usual within the tile. However, if the render bit is zero, then nothing is rasterized to this tile and, correspondingly, depth tests, pixel shading, frame buffer accesses, and multi-sampled anti-aliasing (MSAA) resolves are not done for this tile. In other embodiments, some operations may be done nevertheless, but at least one operation is avoided based on the render bit. Of course, the render bits may be switched such that the bit zero indicates that everything should be rendered and the bit one indicates more limited rendering.
1-30. (canceled)
A graphics processing unit comprising:
A system comprising:
A method comprising:
The method of 43 including calculating a value for each tile based on data values that represent each tile.
One or more non-transitory computer readable media storing instructions to perform a sequence comprising:
The method of 47 including calculating a value for each tile based on data values that represent each tile.
Dependencies are inferred from the claim text.