System and method for manufacturing a semiconductor junction
AssigneeThe Governing Council of the University of Toronto
InventorsJoyce Kai See Poon, Zheng Yong, Wesley David Sacher
Life of this patent
Estimating the term…
Loading patent…
AssigneeThe Governing Council of the University of Toronto
InventorsJoyce Kai See Poon, Zheng Yong, Wesley David Sacher
Estimating the term…
A method of fabricating a P-N junction in a semiconductor structure, e.g. silicon (Si) structure, is presented. The method may include several implantation steps performed at a single implantation angle with respect to the Si structure. In a first implantation step, a first dopant species is implanted over a first portion of the Si structure including a first edge of the Si structure. In a second implantation step, a second dopant species is implanted over a second portion of the Si structure including a second edge of the Si structure opposed to the first edge but excluding the first edge. The first portion and the second portion may overlap in a central portion of the Si structure between the first edge and the second edge, such that the second dopant species may be implanted below the first dopant species. In a third implantation step, the second dopant species is implanted over the second portion of the Si structure including the second edge of the Si structure opposed to the first edge but excluding the first edge, such that the second dopant species is implanted above the first dopant species.
A method of fabricating a P-N junction in a silicon (Si) structure, the method comprising:
Dependencies are inferred from the claim text.