Integrated Circuit On Corrugated Substrate
AssigneeSynopsys, Inc.
InventorsTsu-Jae King Liu, Victor Moroz
Life of this patent
Estimating the term…
Loading patent…
AssigneeSynopsys, Inc.
InventorsTsu-Jae King Liu, Victor Moroz
Estimating the term…
By forming MOSFETs on a substrate having pre-existing ridges of semiconductor material (i.e., a “corrugated substrate”), the resolution limitations associated with conventional semiconductor manufacturing processes can be overcome, and high-performance, low-power transistors can be reliably and repeatably produced. Forming a corrugated substrate prior to actual device formation allows the ridges on the corrugated substrate to be created using high precision techniques that are not ordinarily suitable for device production. MOSFETs that subsequently incorporate the high-precision ridges into their channel regions will typically exhibit much more precise and less variable performance than similar MOSFETs formed using optical lithography-based techniques that cannot provide the same degree of patterning accuracy. Additional performance enhancement techniques such as pulse-shaped doping and “wrapped” gates can be used in conjunction with the segmented channel regions to further enhance device performance.
A method of producing an SOI wafer comprising at least the steps of forming on a base wafer an insulator layer and at least a first plurality of parallel ridges having a uniform height, width and spacing formed on the insulator layer.
The method of producing an SOI wafer in clam 1 wherein forming the first plurality of parallel ridges comprise forming the first plurality of parallel ridges from carbon nanotubes.
The method of producing an SOI wafer in claim. 2 wherein forming the first and second plurality of parallel ridges comprise forming ridges wherein each ridge has a selected width that is less than a critical dimension.
Dependencies are inferred from the claim text.