Intelligent bandwidth shifting mechanism
AssigneeInternational Business Machines Corporation
InventorsPradip Bose, Alper Buyuktosunoglu, Victor Javier Jimenez Perez, Francis P. O'Connell
Life of this patent
Estimating the term…
Abstract
In an approach for sharing memory bandwidth in one or more processors, a processor receives a first set of monitored usage information for one or more processors executing one or more threads. A processor calculates impact of hardware data prefetching for each thread of the one or more threads, based on the first set of monitored usage information. A processor adjusts prefetch settings for the one or more threads, based on the calculated impact of hardware data prefetching for each thread of the one or more threads.
Claims20
A method for sharing memory bandwidth in one or more processors, the method comprising:
- receiving a first set of monitored usage information for one or more processors executing one or more threads;
- calculating impact of hardware data prefetching for each thread of the one or more threads, based on the first set of monitored usage information;
- and
- adjusting prefetch settings for the one or more threads, based on calculated impact of hardware data prefetching for each thread of the one or more threads.
A computer program product for sharing memory bandwidth in one or more processors, the computer program product comprising:
- one or more computer readable storage media and program instructions stored on the one or more computer readable storage media, the program instructions comprising:
- program instructions to receive a first set of monitored usage information for one or more processors executing one or more threads;
- program instructions to calculate impact of hardware data prefetching for each thread of the one or more threads, based on the first set of monitored usage information;
- and
- program instructions to adjust prefetch settings for the one or more threads, based on calculated impact of hardware data prefetching for each thread of the one or more threads.
A computer system for sharing memory bandwidth in one or more processors, the computer system comprising:
- one or more computer processors, one or more computer readable storage media, and program instructions stored on the computer readable storage media for execution by at least one of the one or more processors, the program instructions comprising:
- program instructions to receive a first set of monitored usage information for one or more processors executing one or more threads;
- program instructions to calculate impact of hardware data prefetching for each thread of the one or more threads, based on the first set of monitored usage information;
- and
- program instructions to adjust prefetch settings for the one or more threads, based on the calculated impact of hardware data prefetching for each thread of the one or more threads.
Dependencies are inferred from the claim text.