Methods and systems to reduce ssd io latency
AssigneeHGST Netherlands B.V.
InventorVetrivel AYYAVU
Life of this patent
Estimating the term…
Abstract
Techniques for reducing Solid State Device Input/Output latency are disclosed. In some embodiments, the techniques may be realized as a method for reducing Solid State Device Input/Output latency comprising receiving a write request at a Solid State Device, monitoring a plurality flash memory channels of the Solid State Device to identify Input/Output requests, evaluating, using load balancing circuitry, identified Input/Output requests to determine a load of one or more of the plurality of flash memory channels, and assigning a destination flash memory channel out of the plurality of flash memory channels to the write request based on the determined load.
Claims21
A method for reducing Solid State Device Input/Output latency comprising:
- receiving a write request at a Solid State Device;
- monitoring a plurality flash memory channels of the Solid State Device to identify Input/Output requests;
- evaluating, using load balancing circuitry, identified Input/Output requests to determine a load of one or more of the plurality of flash memory channels;
- and
- assigning a destination flash memory channel out of the plurality of flash memory channels to the write request based on the determined load.
A computer program product comprised of a series of instructions executable on a computer, the computer program product performing a process for reducing Solid State Device Input/Output latency;
- the computer program implementing the steps of:
- receiving a write request at a Solid State Device;
- monitoring a plurality flash memory channels of the Solid State Device to identify Input/Output requests;
- evaluating, using load balancing circuitry, identified Input/Output requests to determine a load of one or more of the plurality of flash memory channels;
- and
- assigning a destination flash memory channel out of the plurality of flash memory channels to the write request based on the determined load.
A system for reducing Solid State Device Input/Output latency, the system comprising:
- a storage media device;
- a device controller associated with the storage media device, wherein the device controller is configured to:
- receive a write request at a Solid State Device;
- monitor a plurality flash memory channels to identify Input/Output requests;
- evaluate, using load balancing circuitry, identified Input/Output requests to determine a load of one or more of the plurality of flash memory channels;
- and
- assign a destination flash memory channel out of the plurality of flash memory channels to the write request based on the determined load.
Dependencies are inferred from the claim text.